

International Journal of VLSI System Design and Communication Systems

ISSN 2322-0929 Vol.02, Issue.11, December-2014, Pages:1106-1109

Design of Fuzzy Inference Processor-A MAX-MIN Calculator Circuit for MMF H. MADHURI¹, U. PRADEEP KUMAR²

¹PG Scholar, Dept of ECE (VLSI System Design), Pydah College of Engineering and Technology, Visakhapatnam, AP, India. ²Assistant Professor, Dept of ECE, Pydah College of Engineering and Technology, Visakhapatnam, AP, India.

Abstract: The fuzzy logic is effectively connected in different applications in all fields of engineering and science including buyer gadgets, control systems, signal and image processing etc. The different fuzzy processing systems have been utilized by distinctive specialists for advancement of different applications. The focal point of fuzzy systems is to approximate system behavior where numerical relations don't exist. The fundamental point of fuzzy logic system is to create an impersonation of a human sagacious system, with the capacity of controlling a given application without any mathematical model. A given a set of input data, the fuzzy inference processor estimate the proposed activities as indicated by their conformance with the knowledge base. A real-time fuzzy inference involves processing the knowledge base within constant period of time and with minimum speed of one MFLIPS (Mega fuzzy logic inferences per second). The drawback of high latency of matching degree(MD) calculation between the fuzzified input and the antecedent membership functions (MF) is addressed by implementing a multi membership function (MMF) based MAX-MIN calculator circuit to improve the fuzzy inference for the first time in comparison to the existing architectures of MAX-MIN circuits which deal with just one MF at a time. The proposed architecture calculates the matching degree of trapezoid triangular and gaussian together. The architecture is modeled in VHDL and implemented in XILINX and Spartan field programmable gate arrays (FPGA).

Keywords: Fuzzy Inference Processor, Matching Degree, Membership Function, FPGA.

I. INTRODUCTION

Presently a-days control systems has got need in different applications; a control system is one which control activity relies on upon one of the parameter in framework and it needs numerical estimations for control activity, these numerical models are erroneous and the improvement of applications using software languages is intense. Here we utilize a model which can control without any use of numerical values called fuzzy logic. The thought of fuzzy logic was proposed in the paper by Lotifi A Zadeh of the University of California at Berkeley in 1965. He uses computing with numbers to computing with words.Fuzzy logic replaces all conventional control systems. Because of the advantages more scientists are going to utilize in numerous applications. The digital hardware fuzzy inference processor was originally developed by Togai and Watanabe et al. Many variations have been proposed to improve the inferencing performance. Asica, Catania and Russo et. al assume that every membership function is composed of nine segments. They use a binary search algorithm to calculate the matching degree between two membership functions.

The inference speed of their fuzzy inference processor depends on the number of active rules. Shih-hsu huang and jian-yuan lai et. al assumes that each membership function is composed of four segments and 64 rules with fuzzified inputs at a speed of 7 MFLIPS. Loan, S.A. and A. M. Murshid et. al assumes that each membership function composed of three segments and 64 active rules but it requires more area compared to Loan, S.A. and A. M. Murshid et. al with four segments and 64 rules. In my proposed design assume that each membership function composed of five segments,64 rules and it work for three membership functions: triangular and trapezoidal and Gaussian together. Because of combined architecture of Loan, S.A. and A. M. Murshid et. al and et. al and pipelining, usage of LUTs and slice latches are reduced.

II. THE FUZZY LOGIC SYSTEM

The conventional fuzzy system consists of three blocks as shown in Fig.1. The operation of Fuzzy Logic system is explained as follows; firstly a crisp set of input data is converted into a fuzzy set using fuzzy linguistic variables



Fig.1. Fuzzy Logic System.

Copyright @ 2014 IJVDCS. All rights reserved.

and membership functions. This step is called as fuzzification. Inference system consists of set of rules which maps the fuzzified membership functions into set of output membership functions. Finally the defuzzifier converts the output membership functions into crisp output. The inference engine performance, particularly the processing speed, is an important measure in case of inference engine. The speed limitation of the inference engine lies in the calculation of the matching degree between the fuzzified input and the antecedent membership functions.

III. MAX-MIN CALUCLATOR CIRCUIT

The calculation of matching degree (MD) between the fuzzified input and the antecedent MF's is an important parameter. In this work, a new multi membership function (MMF) MAX-MIN calculator is being proposed, calculating the MD between the three types of MF's, Triangular, Trapezoid and Gaussian together. Assume a general antecedent five point MF" A(a1,a2,a3,a4 and a5)" and a five point fuzzified input MF " X(x1,x2,x3,x4 and x5)".Since Gaussian, Trapezoid and Triangular MF's use 5,4 and 3 points respectively, these MF's can be extracted from the general antecedent and the fuzzified MFs.



Fig.2. Different states of the various MMFs (a) no matching (b), (c), (d) and (e) cross-over points (f) complete matching.

Fig.2 shows the different states of the various MFs. Fig.2(a) shows that the MF's are completely mismatched, Fig.2(f) shows that the MF's are completely matched and Fig.2(b-e) shows that the MF's are crossing over each other. The ten mutually exclusive conditions used to compute the MD between the various MF's are given below.

- 1. If (x5<a1 and x4<a1 and x3<a1) or (a5<x1 and a4<x1 and a3 < x1): MD = '0':Fig. 1(a).
- If (a4 < x2 and x1 < a5): MD is the grade value of the cross-over point: Fig. 1(b).
- If (x4 < a2 and a1 < x5): MD is the grade value of the cross-over point: Fig. 1(c).
- If (x2 ≤ a4 ≤ x3): MD is the grade value of the crossover point: Fig. 1(d).
- If (a2 ≤ x4 ≤ a3): MD is the grade value of the crossover point: Fig. 1(e).
- If (a3 < x2 and x1 < a4): MD is the grade value of the cross-over point: Fig. 1(b).
- If (x3 < a2 and a1 < x4: MD is the grade value of the cross-over point: Fig. 1(c).
- If (a2 < x2 and x1 < a3): MD is the grade value of the cross-over point: Fig. 1(b).
- If (x2 < a2 and a1 < x3): MD is the grade value of the cross-over point: Fig. 1(c).
- If (a1=x1 and a2=x2 and a3=x3 and a4=x4 and a5=x5): MD = '1':Fig. 1(f).

To realize efficiently the proposed MMF based MAX-MIN calculator circuit the important step in the algorithm is the comparison of the general antecedent five point MF" A(a1,a2,a3,a4 and a5)" and a five point fuzzified input MF " X(x1,x2,x3,x4 and x5)".

If x5 < a1 and x4 < a1 and x3 < a1 or a5 < x1 and a4 < x1 and a3 < x1, then

If a4 < x2 and x1 < a5, then

$$M.D. = 2^{l} - 2^{l} \frac{(x^{2} - a^{4})}{(x^{2} - a^{4}) + (a^{5} - x^{4})}$$
(1)

If x4<a2 and a1<x5, then

$$M.D. = 21 - 21 \frac{(a2 - x4)}{(a2 - x4) + (x5 - a1)}$$

(3)

 $M.D. = 2' - 2' \frac{(x_3 - a_3) + (a_4 - x_2)}{(x_3 - a_3) + (a_4 - x_2)}$

If a2<x4 and x4<a3, then

$$M.D. = 2' - 2' \frac{(a3 - x3) + (x4 - a2)}{(a3 - x3) + (x4 - a2)}$$
(4)

(a3 - x3)

If
$$a3 < x2$$
 and $x1 < a4$, then
(x2 - a3)
M.D. = 2' - 2'

$$[x2 - a3] + (a4 - x1)$$
 (5)
If x3

$$M.D. = 21 - 21 \frac{(a2 - x3)}{(a2 - x3) + (x4 - a1)}$$
(6)

If
$$a2 < x2$$
 and $x1 < a3$, then

$$M.D. = 2' - 2' \frac{(x2 - a2)}{(x2 - a2) + (a3 - x1)}$$
(7)

If x2<a2 and a1<x3, then

International Journal of VLSI System Design and Communication Systems Volume.02, IssueNo.11, December-2014, Pages: 1106-1109 Design of Fuzzy Inference Processor -A MAX-MIN Calculator Circuit for MMF

$$W.D. = 2^{1} - 2^{1} \frac{(a2 - x2)}{(a2 - x2) + (x3 - a1)}$$
(8)

If x1=a1 and x2=a2 and x3=a3 and x4=a4 and x5=a5, then

Considering the condition for Eq -[5] for assuming segmented points are aligned as a3 < x2 and x1 < a4



Fig.3.

Equation (9) is obtained from a straight line passing through (x3, 1) and (x4, 0) as

$$\mu(m) = \frac{X - x4}{x3 - x4}$$
(9)

Equation (10) is obtained from a straight line passing through (a1, 0) and (a2, 1) as

$$\mu(m) = \frac{X - a1}{a2 - a1}$$
(10)

Equating the equations 1a and 1b we get the following equation (11)

$$X = \frac{x4a2 - a1x3}{x4 - x3 + a2 - a1}$$
(11)

Substituting the equation 11 into equation 9 or 10 we get matching degree (M.D)

$$\mu(m) = \frac{a2 - x3}{a2 - x3 + x4 - a1}$$
(12)

Its discrete equivalent can be obtained by multiplying and subtracting the decimal fraction from the $2^{(segmented points)}$.

IV. RESULTS

The proposed architecture of MMF based MAX-MIN circuit has been modeled in VHDL. It is observed that the proposed structure is well optimized in spite handling three MF's together. On comparing the proposed architecture with the architecture developed by S. Huang et al, it is observed that the proposed architecture is area and power efficient. The functional analysis of MMF based MAX-MIN calculator performed and the results in the form of the timing diagram are shown in the fig.4 and shows the magnitude of mismatch between the MF's by the magnitude of cross-over. The input MF's are A(a1,a2,a3,a4,a5) and X(x1,x2,x3,x4,x5). For the values of A(01, 03,05, 07, 09) and X ((01, 03, 05, 07, 09)) are completely matching. The output value of H for this state is 1H, indicating that the all the three MF's are completely matched. Similarly, for the values of A(01, 03, 05, 07, 09) and X (0A, 0C, 0E, 10, 12) are completely mismatched MF's , the value of H is 0H. These results can be easily checked by taking membership function for ancient and fuzzified input values a1, a2, a3 and x1, x2, x3 are 4, 6, 8 and 1, 3, 5 respectively. The above values are used to compute the matching degree.

Nane	Value	015		3s		8 %		6015		80 15	duu
a di	0										
♦ 🕺 ط ر	000000	00	001	00:00	00001	00:000	00001	0011	100001	02:0	00001
▶ ¥ 1250]	000010	00	011	0010	00011	000	000011	00:000	100011	0011	000011
▶ 👹 250j	001000		101	0.00	00111	0110	00101	0.01	10111	00000	
▶ 👹 ¥(50)	000000	00	111	000	00111	000	000111	00100	00	101	000111
▶ 👯 2550j	000000	00	001	010	001001	00000		000	000		01001
1050	000001	XX:20	001000	00001	00:000	00001	000110	000001	101100		000001
▶ 💐 i250	000011	0010	0000	000011	000	000011	00:000	000011	000110		000011
🕨 🙀 थड़त	000201	0.00	001100	00101	001100	000101	0000	000101	101000		000000
🕨 🙀 #50	000000	000	001130	00111	001130	000111	001300	000111	00	tat	000111
650 🙀 🛊	000000	X110	11000	001001	11000	00:001		000	000		001001
Þ 📲 61	0211	W. 0	8	0 1 (0	00 0	01 (O	0 0	1	10 01	11	1000 11
▶ दि्रध्यत्र	012	Ξ		0	8			004		02	
🔓 dk period	1000 ps					100	lp:				

Fig.4. Timing diagram of MAX-MIN Calculator.

TABLE I: Device Utilization Summary

	Triangular				Trapezoidal		Gaussian		Proposed MMF		% Saving Resources
Logic Utilization	Availability	Used	Utilization	% 1	Used	Utilization %	Used	Utilization %	Used	Utilization %	Proposed
Number of Slices	768	305	39	3	25	42	363	47	78	10	92
Number of 4 input LUTs	1536	589	38	6	42	41	699	45	153	9	92
Number of bonded IOBs	124	40	32	6	0	48	64	51	89	71	45

This fractional value changed to discrete value by using number of segment points. The above condition comes under the triangular membership function then it uses three segment points for its representation and the graded value made discrete value into 8 levels i.e. matching degree between the values of 0 to 7. For the above condition matching degree (h) obtained as 000000000010. It is shown in simulation result. The comparative analysis is shown in the table. In the proposed architecture the number of bits for the discrete levels 'I' is 5,4 and 3 for Gaussian, Trapezoidal, and Triangular respectively, that is, the grade has been discretized into 32, 16 and 8 levels respectively.

V. FPGA RESOURCE UTILIZATION

The proposed structure of MAX-MIN calculator has been implemented in SPARTAN-3 XC3S50 XILLINX FPGA. This FPGA consists of 768 slices, 1536 4-input LUTs and 124 bonded input/output buffers (IOB). Table-1 gives the comparative analysis for implementation of triangular, trapezoid and gaussian MAX-MIN calculator circuits. This combined structure of triangular, trapezoid and gaussian consumes very less number of FPGA resources. The main feature of combined structure adaptively works for triangular, gaussian and trapezoidal membership functions together. There is a further scope for improvement in the proposed design by using pipelining and use of new methodology to further reduce the area and latency. The resource utilization clearly shows that the proposed architecture is area, power and speed efficient in comparison to the existing architectures of MAX-MIN calculator.

VI. CONCLUSION

In this paper, the problem of matching degree calculation between the fuzzified input and antecedent MF's has been addressed by proposing and implementing a MAX-MIN calculator circuit to improve the fuzzy inferencing. The designed MAX-MIN calculator calculates the MD between not only one type of MF's but between three types of MF's. In spite of processing more points and is handling MMF's the proposed architecture is area and power efficient and more flexible.

VI. REFERENCES

[1] L. A. Zadeh, "Fuzzy logic", IEEE Computer, vol.1 no. 4, pp. 83–93,1988.

[2] L. A. Zadeh, "Fuzzy sets", Information and Control, Vol. 8, pp. 338-351, 1965.

[3] Loan, S.A. and A. M. Murshid "A novel VLSI architecture of a multi membership function based MAX-MIN calculator circuit," Advanced Electronic Systems (ICAES), 2013 International Conference.

[4] S.H.Huang and J.Y.Lai,"A High-Speed VLSI Fuzzy Logic Controller with Pipeline Architecture", in Proceeding of IEEE International Conference on Fuzzy System, 2001.

[5] Loan, S.A. and A. M. Murshid "A Novel Fuzzy Inference Processor using Trapezoidal-Shaped MF," in proceeding of IEEE International Conference on Open Systems, Malaysia, 25-28 September, 2011.

[6] A. Lukasiewicz,"On three-valued logic,"in polish,pp. 110-128, 1961.

[7] Loan, S.A. and A. M. Murshid "Architectural Design of Fuzzy Inference Processor using Triangular-Shaped Membership Function," in processing of 2011 IEEE Conference on Open Systems (ICOS2011), September 25 -28, 2011, Langkawi, Malaysia.

[8] G. Asica, V. Catania, and M. Russo, "VLSI hardware architecture for complex fuzzy systems," IEEE Transactions on Fuzzy Systems, Vol. 7, 1999, pp. 553-570.

[9] M. Togai and H. Watanabe, "Expert system on a chip: an engine for real-time approximate reasoning," IEEE Expert Magazine, Vol. 1, 1986, pp. 55-62.