VLSI Implementation of a High Speed Single Precision Floating Point Multiplier using Verilog

GUNTUKA SWETHA¹, V. SANDEEP KUMAR²
¹PG Scholar, Dept of ECE, Samskruti College of Engineering & Technology, Hyderabad, TS, India.
²Assistant Professor, Dept of ECE, Samskruti College of Engineering & Technology, Hyderabad, TS, India.

Abstract: To represent very large or small values, large range is required as the integer representation is no longer appropriate. These values can be represented using the IEEE-754 standard based floating point representation. This paper presents high speed ASIC implementation of a floating point arithmetic unit which can perform addition, subtraction, multiplication, division functions on 32-bit operands that use the IEEE 754-2008 standard. Pre-normalization unit and post normalization units are also discussed along with exceptional handling. All the functions are built by feasible efficient algorithms with several changes incorporated that can improve overall latency, and if pipelined then higher throughput. The algorithms are modeled in Verilog HDL and the RTL code for adder, subtractor, multiplier, divider, square root are synthesized using Cadence RTL compiler where the design is targeted for 180nm TSMC technology with proper constraints.

Keywords: Floating Point Number, Normalization, Exceptions, Latency, Overflow, Underflow, Etc.

I. INTRODUCTION

An arithmetic circuit which performs digital arithmetic operations has many applications in digital coprocessors, application specific circuits, etc. Because of the advancements in the VLSI technology, many complex algorithms that appeared impractical to put into practice, have become easily realizable today with desired performance parameters so that new designs can be incorporated [2]. The standardized methods to represent floating point numbers have been instituted by the IEEE 754 standard through which the floating point operations can be carried out efficiently with modest storage requirements. The three basic components in IEEE 754 standard floating point numbers are the sign, the exponent, and the mantissa [3]. The sign bit is of 1 bit where 0 refers to positive number and 1 refers to negative number [3]. The mantissa, also called significand and which is of 23bits composes of the fraction and a leading digit which represents the precision bits of the number [3] [2]. The exponent with 8 bits represents both positive and negative exponents. A bias of 127 is added to the exponent to get the stored exponent [2]. Table I show the bit ranges for single (32-bit) and double (64-bit) precision floating-point values [2]. A floating point number representation is shown in table 2. The value of binary floating point representation is as follows where S is sign bit, F is fraction bit and E is exponent field.

Value of a floating point number= (-1)S x val (F) x 2val(E)

In this paper, ASIC implementation of a high speed FPU has been carried out using efficient addition, subtraction, multiplication, division algorithms. Section II depicts the architecture of the floating point unit and methodology, to carry out the arithmetic operations. Section III presents the arithmetic operations that use efficient algorithms with some modifications to improve latency. Section IV presents the simulation results that have been simulated in Cadence RTL compiler using 180nM process. Section V provides the conclusion.

II. ARCHITECTURE AND METHODOLOGY

The FPU of a single precision floating point unit that performs add, subtract, multiply, divide functions is shown in fig.1[1]. Two pre-normalization units for addition/subtraction

TABLE I: BIT Range for Single (32-Bit) And Double (64-Bit) Precision floating-Point Values

<table>
<thead>
<tr>
<th>precision</th>
<th>Sign</th>
<th>Exponent</th>
<th>Fraction</th>
<th>Bias</th>
</tr>
</thead>
<tbody>
<tr>
<td>Single</td>
<td>1[31]</td>
<td>8[30-23]</td>
<td>23[22-00]</td>
<td>127</td>
</tr>
</tbody>
</table>
and multiplication/division operations has been given [1].
Post normalization unit also has been given that normalizes the mantissa part [2]. The final result can be obtained after post-normalization. To carry out the arithmetic operations, two IEEE-754 format single precision operands are considered. Pre-normalization of the operands is done. Then the selected operation is performed followed by post-normalizing the output obtained. Finally the exceptions occurred are detected and handled using exceptional handling. The executed operation depends on a three bit control signal (z) which will determine the arithmetic operation is shown in table 3.

**Fig. 1. Block Diagram of floating point arithmetic unit [1].**

**III. 32 BIT FLOATING POINT ARITHMETIC UNIT**

**A. Addition Unit**

One of the most complex operations in a floating-point unit comparing to other functions which provides major delay and also considerable area. Many algorithms has been developed which focused to reduce the overall latency in order to improve performance. The floating point addition operation is carried out by first checking the zeros, then aligning the significand and, followed by adding the two significands using an efficient architecture. The obtained result is normalized and is checked for exceptions. To add the mantissas, a high speed carry look ahead has been used to obtain high speed. Traditional carry look ahead adder is constructed using AND, XOR and NOT gates. The implemented modified carry look ahead adder uses only NAND and NOT gates which decreases the cost of carry look ahead adder and also enhances its speed also [4]. The 16 bit modified carry look ahead adder is shown in fig.2 and the metamorphosis of partial full adder is shown in fig.3 using which, a 24 bit carry look ahead adder has been constructed and performed the addition operation.

**Fig. 2. 16 bit modified carry look ahead adder [4].**

**Fig. 3. Metamorphosis of partial full adder [4].**

**B. Subtraction Unit**

Subtraction operation is implemented by taking 2’s complement of second operand. Similar to addition operation, subtraction consists of three major tasks pre normalization, addition of mantissas, post normalization and exceptional handling. Addition of mantissas is carried out using the 24 bit MCLA shown in fig.2 and fig.3.

**C. Multiplication Algorithm**

Constructing an efficient multiplication module is a iterative process and 2n-digit product is obtained from the product of two n-digit operands. In IEEE 754 floating-point multiplication, the two mantissas are multiplied, and the two exponents are added. Here first the exponents are added from which the exponent bias (127) is removed. Then mantissas have been multiplied using feasible algorithm and the output sign bit is determined by To multiply the mantissas Bit Pair Recoding (or Modified Booth Encoding) algorithm has been used, because of which the number of partial products gets reduces by about a factor of two, with no requirement of pre-addition to produce the partial products. It recodes the bits by considering three bits at a time. Bit Pair Recoding algorithm increases the efficiency of multiplication by pairing. To further increase the efficiency of the algorithm and decrease the time complexity, Karatsuba algorithm can be paired with the bit pair recoding algorithm. One of the fastest multiplication algorithm is Karatsuba algorithm which reduces the multiplication of two n-digit numbers to $3^n\log_23 \approx 3n1.585$ single-digit multiplications and therefore faster than the classical algorithm, which requires $n^2$ single-digit products [11]. It allows to compute the product of two large
VLSI Implementation of a High Speed Single Precision Floating Point Multiplier using Verilog

numbers \( x \) and \( y \) using three multiplications of smaller numbers, each with about half as many digits as \( x \) or \( y \), with some additions and digit shifts instead of four multiplications [11]. The steps are carried out as follows

Let \( x \) and \( y \) be represented as \( n \)-digit numbers with base \( B \) and \( m<n \).

\[
X = x_1B_m + x_0 \quad (1)
\]
\[
y = y_1B_m + y_0 \quad (2)
\]

Where \( x_0 \) and \( y_0 \) are less than \( B_m \) [11]. The product is then

\[
xy = (x_1B_m + x_0)(y_1B_m + y_0) = c_1B_{2m} + b_1B_m + a_1 \quad (3)
\]

Where

\[
c_1 = x_1y_1
\]
\[
b_1 = x_1y_0 + x_0y_1
\]
\[
a_1 = x_0y_0
\]
\[
b_1 = p_1 - z_2 - z_0
\]
\[
p_1 = (x_1 + x_0)(y_1 + y_0)
\]

Here \( c_1, a_1, p_1 \) has been calculated using bit pair recoding algorithm. Radix-4 modified booth encoding has been used which allows for the reduction of partial product array by half \([n/2]\). The bit pair recoding table is shown in table 3. In the implemented algorithm for each group of three bits \((y_2i+1, y_2i, y_2i-1)\) of multiplier, one partial product row is generated according to the encoding in table 3. Radix-4 modified booth encoding (MBE) signals and their respective partial products has been generated using the figs. 4 and 5. For each partial product row, fig.4 generates the one, two, and neg signals. These values are then given to the logic in fig.5 with the bits of the multiplicand, to produce the whole partial product array. To prevent the sign extension the obtained partial products are extended as shown in fig.6 and the product has been calculated using carry save select adder.

D. Division Algorithm

Division is the one of the complex and time-consuming operation of the four basic arithmetic operations. Division operation has two components as its result i.e. quotient and a remainder when two inputs, a dividend and a divisor are given. Here the exponent of result has been calculated by using the equation, \( e_0 = c_A - e_9 + \text{bias} (127) \cdot z_A + z_9 \) followed by division of fractional bits [5] [6]. Sign of result has been calculated from exoring sign of two operands. Then the obtained quotient has been normalized [5] [6]. Division of the fractional bits has been performed by using non restoring division algorithm which is modified to improve the delay. The non-restoring division algorithm is the fastest among the digit recurrence division methods [5] [6]. Generally restoring division require two additions for each iteration if the temporary partial remainder is less than zero and this results in making the worst case delay longer[5] [6]. To decrease the delay during division, the non-restoring division algorithm was introduced which is shown in fig.4. Non-restoring division has a different quotient set i.e it has one and negative one, while restoring division has zero and one as the quotient set[5] [6] Using the different quotient set, reduces the delay of non-restoring division compared to restoring division. It means, it only performs one addition per iteration which improves its arithmetic performance [6].

![Fig.4. Non Restoring Division algorithm.](image)

The delay of the multiplexer for selecting the quotient digit and determining the way to calculate the partial remainder can be reduced through rearranging the order of the computations. In the implemented design the adder for calculating the partial remainder and the multiplexer has been performed at the same time, so that the multiplexer delay can be ignored since the adder delay is generally longer than the multiplexer delay. Second, one adder and one inverter are removed by using a new quotient digit converter. So, the delay from one adder and one inverter connected in series will be eliminated.

E. Square Root Unit

Square root operation is difficult to implement because of the complexity of the algorithms. Here a low cost iterative single precision non-restoring square root algorithm has been presented that uses a traditional adder/subtractor whose operation latency is 25 clock cycles and the issue rate is 24 clock cycles. If the biased exponent is even, the biased exponent is added to 126 and divided by two and mantissa is shifted to its left by 1 bit before computing its square root.
Here before shifting the mantissa bits are stored in 23 bit register as 1.xx.xx. After shifting it becomes 1.x...x. If the biased exponent is odd the odd exponent is added to 127 and divided by two. The mantissa. The square root of floating point number has been calculated by using non restoring square root circuitry which is shown in fig.8 [15] [16].

IV. RESULTS

A. Addition Unit
The single precision addition operation has been implementation in cadence RTL compiler. Here for the inputs, input1=25.0 and input2=4.5 the result has been obtained as 29.5 and is shown in fig.6.

B. Subtraction Unit
The single precision addition operation has been implementation in cadence RTL compiler. Here for the inputs, input1=25.0 and input2=4.5 the result has been obtained as 20.5 and is shown in fig.7.

C. Multiplication Unit
The single precision multiplication operation has been implementation in cadence RTL compiler. For the inputs in_sign1=1'b0,in_sign2=1'b0,in_exp1=8'b10000011,in_exp2=8'b1000 0010,in_mant1=23'b00100,in_mant2=23'b00110, the output obtained is out_sign=1;b0,out_exp=8’b10000011, out_mant=23'b00101011 and the simulation waveforms are shown in fig.8.

D. Division Unit
The single precision division operation has been implementation in Cadence RTL compiler. For the inputs, input1=100.0 and input2=36.0 quotient has been obtained as 2.0 and the remainder as 28.0 and is shown in fig.9.
VLSI Implementation of a High Speed Single Precision Floating Point Multiplier using Verilog

E. Square Root Unit
The single precision square root operation has been implemented in Cadence RTL compiler. For the input, input=144.0, square root has been obtained as 12.0 and is shown in fig. 11.

![Fig. 11. Implementation of 32 bit Division operation.](image)

V. CONCLUSION
The implementation of a high speed single precision FPU has been presented. The design has been synthesized with TSMC 0.18 μm Logic Salicide 1.8V/3.3V 1P6M process technology. Strategies have been employed to realize optimal hardware and power efficient architecture. The layout generation of the presented architecture using the backend flow is an ongoing process and is being done using Cadence RTL compiler with 180nm process technology. Hence it can be concluded that this FPU can be effectively used for ASIC implementations which can show comparable efficiency and speed and if pipelined then higher throughput may be obtained.

VI. REFERENCES