Low Power Comparator Design for SAR-ADC
CHANDNI SARGAIYA¹, R. S. GAMAD²
¹Dept of E&I Engineering, SGSITS, Indore, India, Email: csargaiya@gmail.com.
²Dept of E&I Engineering, SGSITS, Indore, India, Email: rsgamad@gmail.com.

Abstract: Low power consumption device is always in demand. Systems that are powered by non rechargeable batteries such as medical implant devices require low power design. This system uses Analog to Digital Converter (ADC) as an interface between analog and digital domain. This paper presents a low power comparator used in designing of Successive Approximation Register (SAR) ADC. A simple topology of comparator consist of 8 MOS working in sub-threshold region, is reported in this paper, Which is able to provide low offset voltage, high speed and low power consumption. The comparator is designed with 180nm technology and simulated in cadence EDA tools. This schematic design is efficiently works up to high speed frequency of 29MHz. The design has a low offset voltage of 5mv, low power dissipation about 1.8 µW, gain is 40.5dB and delay is 4ns.

Keywords: CMOS Comparator, Low Offset, Less Power, Low Input Offset, SAR-ADC, Cadence.

I. INTRODUCTION
Comparator acts as the key component in SAR ADC. Its efficiency can affect the SAR ADC characteristics a lot. The Overall power consumption can be minimized by using low power comparator. The comparator is a device that does comparing an analog signal with another analog signal or reference signal and gives output in single bit form. The comparator is widely used in the process of converting analog signal to digital signals. In the analog to digital conversion process, it is necessary to first sample the input. The obtained sampled signal is inserted into comparators as positive input to give digital combination of bits corresponding to the applied analog signal. The symbol of comparator is shown in figure 1[1-4].

Figure 1. Symbol of Comparator.

II. MATHEMATICAL ANALYSIS
Mathematical analysis is done on the following terms to characterize the proposed circuit.

A. Sampling Frequency
The sampling frequency “fs” is defined as the reciprocal of the time interval T as [19]:

\[ f_s = \frac{1}{T} \] (1)
The sampling frequency has to be equal or greater than twice of the frequency bandwidth of analog signals.

B. Gain
Gain of comparator can be expressed as [14]:

\[ \text{Gain} = \lim_{\Delta V \to 0} \frac{V_{OH} - V_{OL}}{\Delta V} \] (2)

Where,
- \( V_{OH} \) = High output voltage
- \( V_{OL} \) = Low output voltage
- \( \Delta V \) = Input voltage change.

C. Propagation Delay
It can be defined as the delay between output and input signal and calculated as [18]:

\[ t_p = \frac{t_{pLH} + t_{pHL}}{2} \] (3)

Where,
- \( t_p \) = Propagation delay time
- \( t_{pLH} \) = Rising propagation delay time
- \( t_{pHL} \) = Falling propagation delay time.

Inverse of propagation delay time defines the speed of the comparator as [4]:

\[ \text{Speed} = \frac{1}{t_p} \] (4)

D. Slew Rate
Slew rate is the rate of change of output with respect to time. It is formulated as [13]:

\[ SR = \frac{dV_{out}}{dt} \] (5)

Propagation delay time and Slew rate are interrelated as [18]:

\[ t_p = \frac{\Delta T}{\Delta V/SR} = \frac{(V_{OH} - V_{OL})}{2 \cdot SR} \] (6)

C. Power Dissipation
Power dissipation of the comparator is calculated from [17]:

\[ P = I V_{dd}^2 \] (7)

Where,
- \( I \) is the output node current,
- \( V_{dd} \) is the supply voltage.

III. SCHEMATIC DESIGN OF COMPARATOR
A cmos comparator is implemented using a simple two stage opamp with PMOS input drivers. All the transistors are scaled in least size i.e. \( W = 240nm \) and \( L = 180nm \). All the transistors are
forced to work in subthreshold region for reducing power consumption. After the compilation of design, it is observed that results of this design are improved. During this process supply voltage was 1V. The comparator design eliminated the compensation capacitor which will be used for designing a high gain two stage CMOS OPAMP topology and reduced the power consumption & increase speed in the presented design. Compensation capacitor is used in two stage CMOS OPAMP for providing stability in the design, compromise with stability to obtain the high performance as low power consumption with high speed. Present CMOS comparator design is shown in Figure 2.

III. SIMULATION RESULTS
Simulation of comparator is done by using Cadence EDA Tool. Various analyses are simulated:

A. DC Analysis
For DC analysis, both inputs IN+ and IN- is taken as DC voltage sources. Input offset voltage of the comparator was measured by taking the value of input, IN- at 500 mV and the input, INP swept from 0 to 1V. We can see the input offset voltage is approximately 5 mV for 1V supply as given in Figure 3.

B. AC Analysis
Authors have done AC analysis of the design and determined gain and bandwidth of the comparator as shown in Figure. 4 and Figure5 respectively. The unity gain bandwidth observed is 245 MHz and overall bandwidth of this design is presented in Figure. 6

C. Transient Analysis
Comparator is specifically designed for SAR ADC which is used in biomedical device. Biopotential signals are in the range of 0.1 to 5mV and frequency up to 10KHz. For transient response, IN+ is given sinusoidal voltage of amplitude 200mV and frequency of 100KHz and IN- is given with sinusoidal supply of 100mV amplitude and of same frequency. The transient output of comparator is given in Figure.7.

Figure.2. Schematic Design of CMOS Comparator.

Figure.3. DC Response of Proposed Design.

Figure.4. Gain of Proposed Design with supply of 1–1.8 V.

Figure.5. Unity Gain Bandwidth of Proposed Design.

Figure.6. Bandwidth Graph of Proposed Design.
Authors have tested the design and set up for testing of comparator is shown in Figure. 8.

**D. Power Measurement**

Authors have measured DC and transient power that is 0.5 µW and 1.3 µW respectively. Hence total power consumption of comparator is 1.8uW under 1 Volt supply. Maximum transient power consumption of this design is 56uW for 1.8V supply.

**E. Delay Measurement**

For delay measurement, input IN- is grounded and input IN+ is given a voltage pulse of 500mV peak to peak amplitude.

The values obtained from the Cadence calculator for 1V supply are:

- \( t_{pLH} = 6\text{ns} \)
- \( t_{pHL} = 2\text{ns} \)
- \( t_{p} = 4\text{ns} \)
- Slew rate (positive) = 92V/µs

**F. Performance Metrics**

The comparator is optimized for 1V supply and various value carried out as

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power supply</td>
<td>1V</td>
</tr>
<tr>
<td>DC Power</td>
<td>0.5uW</td>
</tr>
<tr>
<td>Transient power</td>
<td>1.3uW</td>
</tr>
<tr>
<td>Propagation delay</td>
<td>4ns</td>
</tr>
<tr>
<td>Speed</td>
<td>250MHz</td>
</tr>
<tr>
<td>Gain</td>
<td>40.5dB</td>
</tr>
<tr>
<td>Input offset voltage</td>
<td>5mV</td>
</tr>
<tr>
<td>Bandwidth</td>
<td>29MHz</td>
</tr>
<tr>
<td>UGB</td>
<td>245MHz</td>
</tr>
<tr>
<td>Sampling frequency</td>
<td>100KHz</td>
</tr>
</tbody>
</table>

Table.1 Analysis of the Proposed Design
IV. LAYOUT OF COMPARATOR

Layout design is also done and it is area efficient. Its area is 100 μm². Figure 11 shows the layout of this design.

![Figure 12. Layout of Proposed Circuit.](image)

IV. COMPARISON WITH PREVIOUS WORKS

<table>
<thead>
<tr>
<th>Year</th>
<th>Ref.</th>
<th>2011</th>
<th>2012</th>
<th>2013</th>
<th>2014</th>
<th>2015</th>
<th>2016</th>
<th>2017</th>
<th>2018</th>
<th>This work</th>
</tr>
</thead>
<tbody>
<tr>
<td>Technology(m)</td>
<td>180</td>
<td>180</td>
<td>180</td>
<td>180</td>
<td>180</td>
<td>180</td>
<td>180</td>
<td>180</td>
<td>180</td>
<td>180</td>
</tr>
<tr>
<td>Supply(V)</td>
<td>1.8</td>
<td>1.8</td>
<td>1.8</td>
<td>1.2</td>
<td>1</td>
<td>1.2</td>
<td>1.8</td>
<td>1</td>
<td>1</td>
<td>1.2</td>
</tr>
<tr>
<td>Power Consumption(mW)</td>
<td>740</td>
<td>400</td>
<td>265</td>
<td>60</td>
<td>70</td>
<td>1400</td>
<td>52</td>
<td>1.8</td>
<td>8.3</td>
<td>0.9</td>
</tr>
<tr>
<td>Input Offset Voltage(mV)</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>7.8</td>
<td>20</td>
<td>5.5</td>
</tr>
<tr>
<td>Propagation Delay(ns)</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0.18</td>
<td>0.21</td>
<td>4</td>
</tr>
</tbody>
</table>

V. CONCLUSION

This paper concludes that the presented comparator is better than from previous architecture for voltage supply of 1V. The design consumed least power with sub threshold region. The comparator is best suited for SAR-ADC that contains minimum number of transistors. Low power characteristics is able to provide long time functioning but it can put boundaries on the design performance like expected speed and power. Luckily, the bio signals are low-frequency in nature. The biomedical systems do not demand stern specification.

VI. ACKNOWLEDGMENT

This work has been carried out in SMDP VLSI laboratory of the electronics and instrumentation engineering department of Shri. G. S. Institute of Science and Technology, (SGSITS) Indore, India. This SMDP VLSI project is funded by ministry of information and communication technology, government of India. Authors are grateful to the ministry for the facilities provided under this project.

VII. REFERENCES