Design and Implementation of Median Filter by using Xilinx

SONTI SAI KUMAR¹, CH NAVYA DEEPTHI²

¹PG Scholar, Dept of VLSI Design, Sri Sunflower College of Engineering and Technology, Lankapalli, AP India.
²Assistant Professor, Dept of VLSI Design, Sri Sunflower College of Engineering and Technology, Lankapalli, AP India.

Abstract: Digital Images are an important medium to convey visual information. However, digital images are of ten corrupted by noise. In this paper, an efficient implementation scheme for median filter is proposed, which is used to remove impulse noise from images. So, the resultant image of the filter is the image with reduced impulse noise. Impulse noise reduction is done using the application of the median filter to the corrupted image by sorting the pixel susising a 3x3 window and selecting the median of the window.

Keywords: Impulse Noise, Embedded Image Processing, Xilinx, FPGA.

I. INTRODUCTION

Images are an important way of conveying visual information. Digital images tend to get corrupted by noise due to the image sensors, interference in transmission medium or due to atmospheric disturbances. Impulse Noise is the most common noise that occurs in digital images[1]. The most important property about image is that, they can be treated as stationary, and a sliding window can be used which slides over the entire image, successfully placing all the pixels of the image in it[14]. The function of the sliding window is just placement of the pixels in it: the function of the filter which processes the pixels in the sliding window. Embedded Image Processing are the best approach towards ASIC (Application Specific Integrated Circuits) as they pave the way for Hardware which can take the input as image do some processing and give the output back as an image, letting the processing to be done by a powerful microprocessor or reconfigurable hardware like FPGA[7,8]. A brief introduction to impulse noise has been given in Section II, describing how it changes the pixels of the image and the noise model for it. Insection III, IV and V, the Xilinx system generator design flow has been discussed along the pre-processing and post-processing tasks done to images so that they can be processed by the System Generator blocks. Insection V, the performance evaluation of the proposed method is done, and the results are discussed.

II. IMPULSE NOISE

Corruption of digital images by impulse noise[14] is very common. It is independent as well as uncorrelated to the image pixels and occurs randomly over the image. Unlike Gaussian noise, impulse noise only corrupts a subset of the image pixels, the rest will be uncorrupted. There are two types of impulse noises: salt and pepper noise and random value impulse noise. This paper mainly focuses on removal of salt and pepper noise from images. In salt and pepper noise the noisy pixel satianne it he ra highvalue (greylevel255) or lowvalue (greylevel0), hence this noise is termedas salt and pepper, giving the appearance of black and white spots on the images. If γ is the corruption probability, then the salt noise and the pepper noise will have a corruption probability of γ/2 each. Using the noise model as described in[5], the salt and pepper noise can be model edas(1):

\[ x(i,j) = \begin{cases} 
0 & \text{or 255 with probability } \gamma \\
 o(i,j) & \text{with probability } 1 - \gamma 
\end{cases} \]

(1)

Where \( x(i,j) \) represents the noisy image pixel, where \( i,j \) are the spatial coordinates, \( o(i,j) \) represents the original image.

III. XILINX SYSTEM GENERATOR DESIGN FLOW

Fig 1. System Generator Design Flow.

Fig 1. Shows the system generator design flow[11,12]. First, the proposed algorithm is designed using MATLAB/ Simulink. Then the system generator to kenin vokes the
respective IP cores for the target FPGA, in the next step it designs the RTL schematic for the proposed method, and it is ready for implementation in the target hardware.

IV. IMAGE PRE-PROCESSING

Before feeding the images to the System Generator block, some pre-processing of the image is required. Images are 2-dimensional immature, and they are to be converted into 1-dimensional [9], a 3x3 processing window is required to process the images, so a 3x3 window generator is used which imitates processing window, generating 9 pixel data time as its cans the entire image, this 9 pixel sare fed in a parallel manner, Fig 2 shows the window generator used for scanning the entire image and sending then in e pixels in a one-dimensional manner.

Fig 2. Window Generator used for imitating the 3x3 window.

The “To Frame” and “Unbuffer” blocks are used to send the elements of the window one by one for each clock cycle. The pixels are ready to be sent to the system generator blocks.

V. MEDIAN FILTER IMPLEMENTATION IN SYSTEM GENERATOR

The Median of nine pixels can be calculated using the traditional sorting method, which is done by arranging the pixels in ascending or descending or derand picking the middle value as the median. Or it can be done by calculating the distance between the pixels using the distance norms as discussed in[13]. The pixel with the minimum distance to all the pixels is the median. In the proposed method, the median is calculated in a different fashion. It is done be sub-dividing then in e pixels into three parts and with each parts containing three pixels. The minimum, median and maximum is calculated for each part. And again, a maximum from the minimums, a minimum from the maximums and a median from the medians is chosen. And from these three, the median is calculated which will be the final median of then in e pixels. Fig 3 shows the block diagram for calculation of median using the method discussed in[4,10].

![Fig 3. Median calculation using the proposed method.](image)

Before defining the proposed method in Simulink system generator block[6]. The boundary of the FPGA based design is defined using the “Gateway In” and “Gateway Out” block. The “Gateway In” block converts floating point data to fixed-point data which is readable by FPGA and the “Gateway Out” block converts fixed-point data back to floating point or a viewable format by MATLAB[2,3]. Fig 4 shows the “Gateway In” and “Gateway Out” block used for defining the FPGA based design.

![Fig 4 (a)GatewayIn](image)

(b)GatewayOut

Fig 4 (a). Gateway In and (b) Gateway Out, used for defining the boundary of the FPGA based design.

After the image pre-processing portion is complete, the pixels are ready for calculation and interaction with the FPGA through the Gate way blocks shown in Fig 4. Now, the actual design of the proposed method formed I an calculation is shown in Fig 5.

![Fig 5. System Generator block for Median calculation.](image)
VI. IMAGE POST PROCESSING

Since the output of the system will be floatingpoint, it needs to be converted to unsigned integer of 8-bit, because data type of image pixels are unsigned integer taking up 8 bits of data, the output pixel will be an individual pixel, that need to be stored in a buffer equal to the size of the image[9] and then converted back to 2-D data using the reshape block as shown in fig 6. The image is now ready for viewing in a video viewer block.

![Image](image_url)

**Fig 6.** Image post processing blocks.

VII. RESULTS AND DISCUSSIONS

After the blocks are designed. The target hardware used for the design is Spartan 6xc61lx9-3csg324, the images used for testing the design are Peppers image (256x256), desert image (512x512) and Saturn image (512x512) are shown in Fig 7.

![Image](image_url)

**Fig 7.** (a) Noisy peppers image, (b) filtered peppers image, (c) Noisy desert image, (d) Filtered desert image, (e) Noisy Saturn image, (f) Filtered Saturn image.

The comparision on between the traditional sorting method, distance calculation method and the proposed method is done in Fig 8. And the device utilization summary which summarizes there sources used by the proposed design formed I an calculation is given in Fig 9. The RTL schematic used for the implementation of the design in the target hardware is also shown in Fig 10.

![Image](image_url)

**Fig 8.** Comparison between the proposed method and the traditional methods.

![Image](image_url)

**Fig 9.** Device Utilization Summary.

![Image](image_url)

**Fig 10.** RTL Schematic of the proposed method and its zoomed view.

From the results shown in Fig 7, by visual inspection, we can see that the impulse noise in the images have been removed efficiently using the proposed design. From the comparison and the device utilization summary shown in the Fig 8. And Fig 9. We can conclude that the proposed design
utilizes lesser number of resources for calculation of the median and can be a better advocate for efficient removal of impulse noise from images.

VIII. CONCLUSION

From the results of the proposed method and there sources utilized by it, it can be concluded that it can serve as a better candidate for removing impulse noise from images efficiently, and can be further extended towards removal of impulse noise from video frames in the fields of video processing, it will have potential applications in the fields of satellite imaging, bio-medical imaging, digital image sensors etc.

IX. REFERENCES